PCT

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : H01L 21/30, 21/46	A1	(11) International Publication Number: WO 00/46847
		(43) International Publication Date: 10 August 2000 (10.08.00)

(21) International Application Number: PCT/US00/02876

(22) International Filing Date: 4 February 2000 (04.02.00)

(30) Priority Data:
| 60/118,746 | 5 February 1999 (05.02.99) | US |
| Not furnished | 1 February 2000 (01.02.00) | US |

(71) Applicant: SILICON WAFER TECHNOLOGIES, INC. [US/US]; 251 S. Mountain Avenue, Montclair, NJ 07042 (US).

(72) Inventors: USENKO, Alexander, Y.; 20 Southgate Road, #2, Murray Hill, NJ 07974–1607 (US). CARR, William, N.; 251 South Mountain Avenue, Montclair, NJ 07042 (US).

(74) Agent: GREELEY, Paul, D.; Ohlandt, Greeley, Ruggiero & Perle, L.L.P., One Landmark Square, 9th floor, Stamford, CT 06901–2682 (US).

(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.

(54) Title: PROCESS FOR LIFT OFF AND TRANSFER OF SEMICONDUCTOR DEVICES ONTO AN ALIEN SUBSTRATE

(57) Abstract

The method of the invention causes fracture of a semiconductor layer containing semiconductor devices from a support layer and requires no masking of the semiconductor device features during an implantation action. The method initially implants protons throughout an entirety of the semiconductor layer at an energy level that enables the protons to reach a depth that defines a delamination region. The implanting creating defects in the semiconductor devices and charge accumulation in dielectric portions (if any). Next a heat treating step causes a delamination of the semiconductor layer from the support layer that lies beneath the delamination region. Then the semiconductor layer is annealed at a temperature that exceeds a thermal stability temperature of the defects to cause a healing thereof.

PROCESS FOR LIFT OFF AND TRANSFER OF SEMICONDUCTOR DEVICES ONTO AN ALIEN SUBSTRATE

FIELD OF THE INVENTION

5   The present invention generally relates to processes for fabricating integrated circuits and, more particularly, to a method for integrating semiconductor devices prefabricated on different substrates using implant-induced cut, alignment, bonding onto a host substrate, and interconnecting the devices monolithically integrated.

10

BACKGROUND OF THE INVENTION

Monolithic integration of different types of semiconductor devices on certain substrates is difficult to realize because of the poisoning of a first type device by a processing step required to fabricate a second type

15   device. The prior art describes several approaches to overcome this problem. In particular it is suggested to fabricate two types of devices respectively on separate substrates, and then to cut the first type of device from its substrate. The first type device is then positioned on a host substrate that contains prefabricated devices of the second type.

20   Conventional processes for lift off and transfer of semiconductor devices onto alien substrate includes the following sequence of steps:

- Fabrication of the semiconductor device on a first substrate.
- Protecting the devices that are to survive a succeeding cutting step by
25   deposition of a protective coating.
- Cutting a device-containing layer from the first substrate.
- Placing the layer on a second substrate.
- Fixing the device layer on the second substrate.
- Removing the protective coating to release the semiconductor devices

30

The prior art is represented by the following references: (1) US Patent 4,846,931 to Gmitter et al., "Method for Lifting-Off Epitaxial Films";

(2) "Transfer of Structured and Patterned Thin Films Using the Smart-Cut™ Process", Aspar et al., Electronic Letters, v.32, No.21, pp.1985-1986, 1996; (3) WO98/33209, Bruel et al., "Method for Obtaining a Thin Film, in Particular Semiconductor, Comprising a Protected Ion Zone and Involving

5   an Ion Implantation" (1998); (4) "Substrate Bonding Techniques for CMOS Processed Wafers", van der Groen et al., J.Micromech.Microeng., v.7, pp.108-110, 1997; and (5) "Transfer of Patterned Ion-Cut Silicon Layers", C.H. Yun et al., Applied Physics Letters, V.73, No.19, pp.2772-2774, 1998.

10   The above cited prior art uses either a sacrificial layer etch (1) or an ion-cut (1,3,4,5) to delaminate the device containing layer. The older etch technique is limited to small area ($\sim$1cm^2) device transferals. The newer ion-cut technique (1) allows batch processing and achieves wafer size device layer transferals. The ion-cut technique uses implantation of

15   hydrogen (preferably in the form of protons) into the device containing wafer and the formation of a continuous embedded gaseous layer from the implanted hydrogen ions, thus releasing the top device layer from the rest of the wafer.

20   All known ion-cut techniques (1,3,4,5) avoid hydrogen implantation through sensitive device areas in the semiconductor device layer to be transferred. A protective layer is temporarily deposited on top of the sensitive device areas of each semiconductor device before the hydrogen implantation (3). Some processes protect only the most sensitive parts of

25   the devices to be transferred. There are several disadvantages that result from the ion-cut-based process for device transfers to a new substrate. Among the disadvantages are lowered yields and device densities.

Accordingly, it is an object of the invention to provide an improved

30   method for lift-off and transfer of semiconductor devices to new substrates.

It is another object of the invention to provide a method for lift-off and transfer of semiconductor devices to new substrates that requires less steps than prior art processes.

5   It is a further object of the invention to provide an improved method for lift-off and transfer of semiconductor devices to new substrates that does not require the deposition of protective layers during the lift-off process.

10   SUMMARY OF THE INVENTION

The process of the present invention does not employ protective layers during the lift-off process. All semiconductor devices are subjected to a proton implantation, causing the devices to become inoperable immediately after the implantation. This is due to an accumulation of

15   defects in the devices during the implantation. The semiconductor devices incorporate metallic, dielectric, semiconductive, and interface portions. While the metallic portions are not affected by the implantation, the remaining portions are. The dielectric portions accumulate positive or negative charges, the interfaces experience a rise in surface states and the

20   semiconductor portions accumulate radiation-induced defects. Importantly, the invention makes use of the fact that all changes caused by the proton implantation are thermally unstable and are reversible. Accordingly, application of an additional thermal treatment to the semiconductor structure, in a temperature range (i.e., 425°C-800°C) that exceeds the

25   thermal stability limit of the most stable defect introduced during implantation, enabling a reversal of the defects.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1-8 collectively illustrate the method of the invention.

30

DESCRIPTION OF THE PREFERRED EMBODIMENT

The method of the invention provides for the lift-off of a thin film of semiconductor devices, with the film having a thickness typically between 0.1 and 10 micrometers. With reference to Fig. 1, a substrate 10 is

5   provided with prefabricated semiconductor devices 11 and a planarizing layer 12. Semiconductor devices 11 are formed using any conventional process, for example a standard CMOS process. Planarizing layer 12 is used if the device surface contain high steps (steps more then about 10% of overall device thickness). In the preferred embodiment, substrate 10 is

10   silicon and device layer 11 is a CMOS structure. Planarizing layer 12 is silica glass, SiO_2 or polysilicon deposited at a relatively low temperature.

Proton implantation is then used to define a depth of device layer to be lifted-off. The ion implantation dose is between $5*10^{16}$ ions/cm^{-2} and

15   $2*10^{17}$ ions/cm^{-2}. Energy is calculated through use of the expression $E=100h$, where E is the proton energy in keV, and h is the total thickness of the device layer 11 and planarizing layer 12 in micrometers.

Protons are used for implantation because of their light mass, i.e.,

20   between 14 and 16 times lighter than the target atomic masses (mostly silicon and oxygen). After reaching the target surface, the proton ions come into contact with the heavier target atoms and lose energy. When the energy of the proton ions drops to tens of keV, the probability of losing energy from atomic displacement becomes dominant. At this point each

25   proton experiences a displacement cascade which occurs at the end of the proton track. Accordingly, there is only light lattice damages within the CMOS structure after the implantation treatment.

However, ionization losses do cause a positive charge to

30   accumulate in the CMOS dielectric portions. The dangling bonds of silicon and oxygen within the SiO_2 layer cause a trapping of holes (and positive

charge). Also, there are states at the Si-SiO$_2$ interface that also act as charge traps. The resulting positive charge causes a threshold voltage shift in the CMOS circuitry that is undesirable.

5   However, succeeding steps of the process include at least one elevated temperature step. The traps maintain their charge state up to a given temperature, and if heated over that temperature, lose the trapped charge. That temperature is in excess of 400°C in Si-SiO$_2$ systems. The CMOS threshold voltages are then restored to their initial design values.

10   Thus the CMOS survives intact and operational when subjected to a complete implantation-induced lift-off-and bond process.

        Fig. 2 shows semiconductor structure 10 after a proton implantation step. Note that there is no ion masking provided over the device structures.

15   The implantation creates a layer 13 beneath the device surface where the implanted protons stop and form a hydrogen-enriched layer 13. Layer 13 transforms, under thermal annealing, to form gaseous microbubbles. If there are enough microbubbles, they form a continuous gaseous layer. The semiconductor structure thus divides into a bottom silicon substrate

20   10a and a top device-containing layer 10b, as shown in Fig. 3.

        If the proton energy is lower than about 400 keV (i.e., the protons stops at depths less than 4 micrometers), additional steps must be taken to assure that substrate 10 divides completely along the desired plane. The

25   mechanical strength of the top layer must be strengthened, otherwise it blisters, and the CMOS circuitry experiences fracture.

        Fig. 3 shows a next step of the process that deals with the low proton energy case. The structure is covered with adhesive coating 15.

30   Coating 15 is preferably made from a polyimide or other material that has chemical properties different from Si and SiO$_2$. The difference allows

selective removal of coating 15 after the implant-induced cut is completed. For high proton deposition energies, this coating step can be skipped. The process step of Fig. 3 can achieve another goal. The 4-20 micrometers device-containing layer 10a, after the implant-induced cut, is difficult to

5   handle using standard semiconductor equipment, that is designed to handle 500 – 1000 micrometer wafers. So, coating layer 15 can be used to adjust the thickness of the part that contains layers 10a and 15 to the standard wafer thickness.

10   Next, (Fig. 4) a thermal treatment is applied to the device to cause expansion of the entrapped gases and a fracture of the substrate along surface 13 (i.e., 400°C or less. Then, (Fig. 5) a surface smoothing step is performed to improve the flatness of bottom surface 16 of wafer 10a. The relief of surface 16 is controlled by the microbubble average size. For

15   example, if a 10^{17} cm^{-2} proton dose is used, it results in about 10 atomic layers of molecular hydrogen inside the silicon wafer, and it further provides a surface roughness of about 50Å. Since wafer 10a is to be directly bonded to a host substrate, surface 16 should be atomically flat to ensure high yield bonding.

20

The smoothing step is performed in accord with the process described, for example, in "Semiconductor Wafer Bonding", Gösele et al. Wiley, 1998. The final roughness is about 5Å. Alternatively, an annealing in hydrogen ambient can be performed at a temperature that assures

25   semiconductor device survival (i.e., up to 800°C for CMOS, as the CMOS does not contain metallization at this stage). The anneal initiates surface diffusion that begins at about ~500°C, and enables a quasi-epitaxial re-growth of the damaged surface and subsurface regions. The process provides a surface that is close to atomically flat (i.e., better than 5Å

30   microroughness).

A similar smoothing process is performed for the host substrate 18 in Fig. 6. Then the surfaces to be bonded are prepared for direct bonding in the same manner as is used for conventional wafer bonding (see Gösele et al.) by soaking for 1 min in a mixture of $H_2SO_4(97\%):H_2O_2(30\%)$ (4:1)

5   with 10ppm of HF added. The temperature of the solution is approximately ~100°C due to heat produced during the reaction. This treatment renders the surface (either bare silicon or thermally oxidized) hydrophobic, i.e. the solution does not wet the surface when the wafer is removed from the bath. Then the wafers are rinsed for 2 min. in DI water. Such action turns the

10   surfaces hydrophilic. Then, blow drying in N_2 is performed. The activated surfaces keep their hydrophilic properties for a limited time, typically about an hour.

Immediately after drying, host wafer 18 and wafer 10a are brought

15   together (Fig. 7). A conventional alignment technique is used during this bonding step. Next, the assembly is annealed to both strengthen bonds between the bonded surfaces and to restore threshold voltages and other electrical characteristics of the CMOS devices. An anneal temperature range of 425°C to 800°C is preferred, with a temperature of 425-450°C

20   preferred for a CMOS structure containing metal conductors(i.e., below 470°C where aluminum alloys with silicon). At least 550°C - 800°C is preferred for bipolar circuitry. The CMOS restoration is controlled by thermal stability of hole traps in SiO_2 and $Si-SiO_2$ interfaces (in excess of 350°C). The bipolar device restoration is controlled by the thermal stability

25   of point radiation-induced defects in silicon (about 550°C). When heated over those temperatures, it has been found that all defects are annealed out, and expected electrical performance is completely restored. The anneal temperature maximum is typically limited by thermal diffusion effects and eutectic formation that degrade device performance. For

30   example, if the upper film contains no conductive structures (metal or low temperature silicide), then solid-state diffusion effects will generally determine the maximum anneal temperature, which can be as high as

~

800°C. For optoelectronics, MEMS, and GaAs circuitry the restoration temperatures vary.

5   The bond strength achieved by the above process exhibits a bonded plane durability that is equal to bulk silicon at temperatures up to ~1000°C. However, even a ~500°C anneal provides a bond strength that is sufficient to ensure device integrity and proper performance of the finished integrated circuit under reasonable mechanical and thermal stresses.

10   Next, layer 15 is removed and an interconnection fabrication step is performed (Fig. 8) using conventional processing (e.g., contact window etching, metallization, aluminum, polysilicon, or other conductor deposition, and patterning) and final device passivation layer deposition.

15   It should be understood that the foregoing description is only illustrative of the invention. Various alternatives and modifications can be devised by those skilled in the art without departing from the invention. Accordingly, the present invention is intended to embrace all such alternatives, modifications and variances which fall within the scope of the
20   appended claims.

CLAIMS

1.   A method for causing fracture of a semiconductor layer containing semiconductor devices from a support layer, the method comprising the steps of:

5

implanting protons throughout an entirety of said semiconductor layer at an energy level that enables said protons to reach a depth that defines a delamination region, said implanting creating defects in said semiconductor devices and charge accumulation in dielectric portions (if
10   any) of said semiconductor layer;

heat treating said semiconductor layer to cause a delamination of said semiconductor layer from said support layer that lies beneath said delamination region; and
15

annealing said semiconductor layer at a temperature that exceeds a thermal stability temperature of said defects to cause a healing thereof.

2.   The method of claim 1, wherein said annealing is performed
20   in a temperature range of about 425°C to 800°C.

3.   The method of claim 1 ,wherein said semiconductor devices comprise at least one of field effect transistors or bipolar transistors and said annealing is performed in a temperature range of about 425°C -
25   800°C.

4.   The method of claim 1 wherein said ions are derived from hydrogen atoms.

30   5.   The method of claim 1, wherein said implanting imparts energy in a range of about 20 keV to about 20 MeV to said ions.

6.   The method of claim 1, wherein said implanting is controlled to provide an ion dose in a range of $3*10^{16}$ to $3*10^{17}$ ions/cm^{-2}.

7.   The method of claim 1, wherein said semiconductor devices include conductive metal portions and said annealing is performed at a temperature not exceeding about 450°C.

FIG 1

FIG 2

FIG 3

FIG 4

15 11 11 11 11 12

10 a

11

FIG 5

16

18

FIG 6

15 11 11 11 11 12

10 a

11

18

FIG 7

10 a 11 11 11 11 12

11

18

FIG 8

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US00/02876

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) :H01L 21/30, 21/46

US CL :438/455, 458, 459

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. :   438/455, 458, 459

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

None

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

None

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,198,371 A (Li) 30 March 1993 (30-03-1993), abstract.	1-7
Y	US 5,374,564 A (Bruel) 20 December 1994 (20-12-1994), abstract.	1-7

☐ Further documents are listed in the continuation of Box C.   ☐ See patent family annex.

*	Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance	
"E"	earlier document published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	
		"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means	
"P"	document published prior to the international filing date but later than the priority date claimed	"&"	document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
15 APRIL 2000	2 7 APR 2000

Name and mailing address of the ISA/US   Authorized officer